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Zinc nitride films were used as an active layer in thin film transistors to assess its performance in
optoelectronic applications. Those nitride layers were grown by radio-frequency magnetron sputtering
in Ar/N2 ambient using a Zn target. Bottom- and top-gate thin film transistors were fabricated by
photolithography processes. Transmission measurements for these particular layers showed an
absorption edge around 1.3 eV. Normally off transistor characteristics with a threshold voltage of 6V
were obtained in the bottom-gate configuration without post-growth annealing. In the saturation region,
those transistors produced enhanced output characteristics under illumination with infrared/visible light.
VC 2012 American Institute of Physics. [http://dx.doi.org/10.1063/1.4767131]
Thin film transistors (TFTs) are essential devices in
active-matrix liquid crystal and organic light-emitting diode
displays. Although hydrogenated amorphous silicon is usu-
ally the material of choice for the TFT channel, this technol-
ogy presents some issues such as the low mobility or the
poor levels of stability.1,2 TFTs are also based on polycrys-
talline silicon with an important enhancement of the field
effect mobility in comparison with those based in a-Si; how-
ever, the randomly distributed grain boundaries in a high
area can hinder the fabrication process.3 Therefore, different
organic and inorganic materials are being investigated as
potential substitutes of Si. One of them is zinc nitride
(Zn3N2), which is potential candidate due to its high mobility
(156 cm2/Vs) and conductivity as well as its low-cost proc-
essing.4 Zn3N2 thin films have been tested as channel layers
in thin film transistors after an annealing process, which
made the Zn3N2 layer transparent to the visible light.
5
In this work, TFTs with different geometric configura-
tions, bottom- and top-gate, were fabricated by lithography
and etching processes using Zn3N2 as active channel layer.
Their output characteristics were studied as-fabricated (with-
out thermal treatment) in dark and under infrared/visible illu-
mination. Zn3N2 layers were synthesized by radio-frequency
(rf) magnetron sputtering from a Zn target. Deposited on glass
substrates, those layers presented excellent electrical proper-
ties with n-type characteristics, Hall mobility values around
100 cm2/Vs for an electron concentration of 3.2 1018 cm3,
and resistivities in the 103 X cm range.6 Since Zn3N2 tends
to transform into zinc oxide (ZnO) at room temperature and
atmospheric pressure,7 the channel layers were capped with a
ZnO thin layer which inhibits the reaction with the ambient
oxygen and increases the stability of the devices overtime.
Optical properties of those nitride layers were analyzed here
by means of transmission spectroscopy in the photon energy
range from 1 to 3 eV. The morphology of the Zn3N2 sample
surfaces was examined by scanning electron microscopy
(SEM, Philips XL30) at 20-kV operation voltage.
Bottom-gate TFT was first fabricated using mechanical
masking and photolithography processes. A cross-sectional
schematic of the fabricated transistor is shown in Figure 1.
The Si(100) substrate was previously cleaned with ethanol,
rinsed in deionized water, and blow-dried with N2. The
surface area of the Si(100) substrate was around 5 cm2. A
140-nm thick Cr layer was deposited as the gate electrode by
rf-magnetron sputtering. Half of the area was covered by a
mechanical mask, while the remaining area was covered by
a 200-nm thick SiO2 layer at room temperature by electron
cyclotron resonance (ECR) to form the dielectric layer. A
182-nm thick Zn3N2 thin film was grown as the channel
layer on top of the dielectric layer by rf-magnetron sputtering
from a Zn (99.995% purity) target using a N2 (99.999% pu-
rity) as working gas. Other growth conditions were 298-K
substrate temperature, 30-sccm total gas flow, 1 Pa growth
chamber residual pressure, and 200 -W rf-power. The surface
morphology of a Zn3N2 layer deposited on a piece of Si(100)
wafer at the same conditions than those used to grow the chan-
nel layer in the bottom-gate TFT is showed in Figure 2(a). The
electrical properties of that layer were analyzed by Hall effect
measurements using the four probe Van der Pauw technique
and results showed a mobility around 5 cm2/Vs with resistiv-
ities and carrier concentrations around 4.3 103 X cm and
3.5 1020 cm3, respectively. The channel layer was cov-
ered with a 20-nm thick ZnO cap layer. That layer and its
FIG. 1. Cross-section schematic of the bottom-gate Zn3N2 TFT.
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cap layer were grown one after each other to prevent surface
degradation due to the ambient exposure.8 Finally, a 200-nm
thick Al layer was evaporated and patterned by photolithogra-
phy and lift-off processes to form pairs of drain/source elec-
trodes with different channel lengths L¼ 2-20lm. The width
to length (W/L) ratio ranged between 250 and 2500.
Top-gate TFTs were fully fabricated by optical lithogra-
phy. The cross-sectional schematic and the top image of one
of the resultant transistors are shown in Figure 3. Drain and
source pair of electrodes were directly evaporated (200-nm
thick film) and patterned by photolithography and etching
processes on top of a oxidized Si(100) wafer substrate. Two
different metals (Au and Al) were studied as metals for
drain/source electrodes. Results showed that the conductance
improved near an order of magnitude using Au instead of Al
which can be explained as an improvement of the contact
resistivity between metal and Zn3N2. The reason for it could
be found in the oxidation of the Al contact during the elec-
trode patterning stage. The conductive channel consisted of a
Zn3N2 layer grown by rf-magnetron sputtering. Growth pa-
rameters were 423-K growth temperature, 4.4-nm/min
growth rate, and 73%-rich N2 ambient. The surface morphol-
ogy of a Zn3N2 layer deposited on a piece of Si(100) wafer
at the same conditions than those used to grow the channel
layer in the top-gate TFT is shown in Figure 2(b). SEM study
shows less defined grain boundaries in comparison with the
Zn3N2 layer used in bottom-gate TFT (Figure 2(a)) which
can have a positive impact on the electrical properties of the
channel layer. An insulating 20-nm thick ZnO layer atop
Zn3N2 layer was deposited by rf-magnetron sputtering in
order to prevent surface oxidation. The channel layer was
patterned by photolithography and chemical etching to open
a window on the source and drain contacts. The channel
width was 124 lm whereas W/L ratios equal to 7.75, 15.5,
31, and 62 were defined by varying the separation between
source/drain electrodes.
Figure 4 shows the absorbance (A) curve of a 400-nm
thick Zn3N2 layer. It is noticeable that the onset of the optical
absorption is in the near-IR region extending down to the
UV/VIS region. The absorption coefficient was derived from
a(k)¼A(k)/d (d¼ layer thickness) and shows values near
104 cm1 just above the absorption edge which are typical
of direct bandgap semiconductors. The optical bandgap (Eg)
value was determined by the following Tauc and Davis-Mott
models for amorphous or polycrystalline materials:
a ¼ Aðh  EgÞn; (1)
where h is the photon energy, A is a constant, and n is 0.5 and
2 for direct9 and indirect10 bandgap materials, respectively.
Results of both models are shown in the inset of Figure 4. A
direct and indirect optical bandgap energies of 1.3 and 1.2 eV,
respectively, is in good agreement with the Eg¼ 1.23 eV
(direct) previously reported in the literature11 for Zn3N2 layers
grown under similar conditions.
Output characteristics (ID/VDS) of the bottom-gate TFT
were measured under different gate-to-source voltages (VGS)
at room temperature in a four-probe system (Karl Suss Probe
Station). Results for a channel length of 2 lm are shown in
Figure 5. The TFT is in the off-state at VGS¼ 0V and needs
a VGS voltage higher than 6V to drive current. Therefore, the
transistor operates as an n-channel enhancement-mode field
effect transistor, which is preferable to depletion-mode
behaviour since device design is easier and power dissipation
is reduced. Positive VGS above the threshold voltage
(Vth¼ 6V) was necessary to attract free electrons towards
the gate and form the conductive channel in the Zn3N2 layer.
FIG. 2. SEM images of a Zn3N2 layer used as channel in (a) bottom- and
(b) top-gate configurations.
FIG. 3. Top-gate Zn3N2 TFT (a) cross-section schematic and (b) top image
taken by optical microscopy.
FIG. 4. Zn3N2 transmission coefficient as a function of the photon energy.
Inset: Davis-Mott and Tauc models for the bandgap type determination.
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A further increase of VGS above Vth increases the charge den-
sity in the channel so ID increases. Saturation voltage and
saturation drain current (ID,sat) also increased with VGS. It is
noticeable that despite the high charge concentration and the
low resistivities measured in the thin films grown on glass
substrates, the device is in the off-state at VGS¼ 0V. This
behavior is believed to be caused by a charge trapping effect
in the SiO2 layer since similar Zn3N2 layer thickness pro-
vided much lower resistivity. In addition, an increase of the
current is observed when the device is illuminated with a
UV-filtered broadband halogen lamp. The field effect mobil-
ity (lFE) was estimated by using
ID;sat ¼ W
L
lFECSiO2
ðVGS  VthÞ2
2
; (2)
where CSiO2 is the capacitance of the SiO2 per unit area. ID,sat
was represented as a function of VGS at VDS¼ 25V (satura-
tion region) and using the slope of that function, lFE was
calculated to be 0.02 cm2/Vs. This value agrees well with
that reported in the literature before5 and was still low in
comparison with those obtained in TFTs based on other
materials such as a-ZnO (25 cm2/Vs)12 or GaN (1 cm2/Vs).13
This can be associated to the high dimensions of the bottom-
gate device which yield a high current leakage from the gate
through the dielectric layer reducing the effective current
between drain and source.
ID/VDS characteristics of top-gate TFTs with different
channel lengths (8 and 16 lm) in dark and under a 500-nm
wavelength light illumination are shown in Figure 6. The
study showed linear regions at negative and positive biased
voltages indicating the low resistance of both Au drain/
source contacts as a result of the high carrier concentration
in Zn3N2 layers which enhanced the formation of good
ohmic contacts and reduced the current crowding effect. ID
increases as the channel length decreases. In addition, ID was
in the mA range which is three orders of magnitude higher
than the bottom-gate configuration at the same VDS. It was
corroborated the sensitivity of Zn3N2 to the light exposure
using visible light at approximately 500-nm wavelength and
51-mW/cm2 power density (P). The photocurrent delivered
is a few miliamperes above the dark current which indicates
that the photoconductive gain is very high and suggests the
potential application of zinc nitride in photosensing.
The photoconductivity gain (G) was calculated in both
configurations, bottom and top-gate, using expression (3)
G ¼ Iphotoh
ePAsample
; (3)
where Iphoto is defined as Ilight-Idark, e is the electron charge,
P is the lamp power, and Asample is the area of sample irradi-
ated with a circular light beam (Abeam). Gain and responsiv-
ity (R) values for bottom- and top-gate configurations were
recorded in Table I. In the table, top-gate configuration
shows better R and G values than those observed in the
bottom-gate configuration at 500 nm wavelength and 25V
drain-source voltage. The low dimensions and the electrical
properties of the Zn3N2 layer used in the top-gate configura-
tion are responsible for the R and G improvement.
This work showed the use of Zn3N2 films grown by
rf-magnetron sputtering with mobilities up to 100 cm2/Vs
and an optical bandgap in the energy range between 1.2 and
1.3 eV, as an active layers in bottom- and top-gate TFTs.
Bottom-gate TFT output characteristics showed transistor
characteristics in n-channel enhancement-mode without need
of annealing process. In addition, the drain current was sensi-
tive to the infrared/visible light illumination, showing
increasing photosensitivity with VGS. Top-gate TFT was
fully fabricated by optical lithography and lift-off and etch-
ing processes improving ID up to the mA range.
FIG. 5. Bottom gate ID/VDS characteristics in dark and under white light ilu-
mination. The channel length is 2 lm.
FIG. 6. ID/VDS characteristics of top-gate TFTs with 8- and 16-lm channel
length in dark and under 500 nm wavelength light illumination.
TABLE I. Photoconductance gain and responsivity measured at VDS¼ 25V
and k¼ 500 nm in top- and bottom-gate transistors L¼ 16lm.
Top-gate Bottom-gate
Electrical state On-state Off-state (Vth¼ 6V)
Photogain, G 21828 4 (VGS¼ 18V)
Responsivity, R (A W1) 8796 2 (VGS¼ 18V)
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